



# **OLED SPECIFICATION**

Model No:

# REX128128AWAP3N00000

### **CUSTOMER:**

APPROVED BY	
PCB VERSION	
DATE	

FOR CUSTOMER USE ONLY

SALES BY	APPROVED BY	CHECKED BY	PREPARED BY

APPROVAL FOR SPECIFICATIONS ONLY

☐APPROVAL FOR SPECIFICATIONS AND SAMPLE



# 1. Revision History

VERSION	DATE	REVISED PAGE NO.	Note
0	2016/06/03		First release
Α	2017/10/16		Modify Reliability test
			Condition
В	2018/11/28		Modify Static
			electricity test
			Content of Test
С	2019/05/21		Modify Interface Pin
			Function & Electrical
			Characteristics &
			Brightness
			Add Application
			recommendations
			&Initial code



### **Contents**

- 1.General Specification
- 2. Module Classification Information
- 3.Interface Pin Function
- 4. Contour Drawing & Block Diagram
- 5. Absolute Maximum Ratings
- 6. Electrical Characteristics
- 7. Optical Characteristics
- 8.OLED Lifetime
- 9.Reliability
- 10.Inspection specification
- 11.Precautions in use of OLED Modules



## 1.General Specification

The Features is described as follow:

■ Module dimension: 33.8× 36.5 × 2.05 mm

■ Active area: 26.86 × 26.86 mm

■ Dot Matrix: 128\*128

■ Pixel size: 0.185 × 0.185 mm■ Pixel pitch: 0.21 × 0.21 mm

■ Display Mode : Passive Matrix

■ Duty: 1/128 Duty

■ Display Color: White

■ IC: SSD1327ZB

■ Interface: 6800,8080,SPI,I2C

■ SIZE:1.5 inch



## 2. Module Classification information

1	2	3	4	5	6	7	8	9	10	11	12	13	14
R	Е	Х	128128	Α	W	Α	Р	3	N	0	0	0	00

1	Brand : Raysta	ar Op	tronics Inc.					
2	E: OLED							
3	Display Type	X :	COB Character COG		H : C	COB Graphic COG + FR		
	Biopidy Type		COG + FR + PCB COG + PCB		T : T	АВ		
4	Dot Matrix: 1	28*1						
5	Series							
			A: Amber	R: Red		C : Full Color		
	F ''' 0 I		B: Blue	W : White				
6	Emitting Color		G: Green	Y: Yellow				
			S: Sky Blue	X : Dual Color				
7	Polarizer		P: With Polarizer; N: Without Polarizer					
			A : Anti-glare Polarizer					
8	Display Mode	)	P: Passive Matrix	•	ΊΧ			
9	Driver Voltage		3:3.0~3.3V ; 5					
10	Touch Panel		N: Without touch	panel; T: With tou	ich pai	nel		
			0 : Standard			0		
	Product type		1 : Daylight Reada					
11	1 roudot typo	~	2: Transparent OL	•				
			3 : Flexible OLED	(FOLED)				
	7		4 : OLED Lighting			000		
			0 : Standard					
12	Inspection Gra	de	2 : B grade					
	310		C : Automotive gra					
	<b>Y</b>		Y : Consumer grad			0.5.5.10		
13	Option			0 : Default ; F : ZIF FPC ; H : Hot bar FPC; D : Demo Kit				
14	Serial No.		Serial number(00~2	ZZ)		1000000		



# **3.Interface Pin Function**


VSS   Ground pin. It must be connected to external ground.   Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.	No.	Symbol	Function
voltage supply pin. It is supplied by external high voltage source.  COM signal deselected voltage level.  VCOMH A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  Low voltage power supply and power supply for interface logic level. It should match with the MCU interface voltage level and must be connected to external source.  VCI must always set to be equivalent to or higher than VDD.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1 are pin select.  Bus Interface selection  BS[2:1] Interface  00 4 line SPI  01 PC  11 8-bit 6800 parallel  Note  (1) 0 is connected to VSS (2) 1 is connected to VCI  8 VSS Ground pin. It must be connected to external ground.  9 IREF This pin is the segment output current reference pin  This pin is the chip select input connecting to the MCU.  The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  This pin is reset signal input.  When the pin is pulled LOW, initialization of the chip is executed.  Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU.  When the pin is pulled LOW, the data at D[7:0] will be interpreted as data.  When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register.  In I2C mode, this pin acts as SA0 for slave address selection.	1	-	
COM signal deselected voltage level.  A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  Low voltage power supply and power supply for interface logic level. It should match with the MCU interface voltage level and must be connected to external source.  VCI must always set to be equivalent to or higher than VDD.  5 VDD Power supply pin for core logic operation.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1 are pin select.  Bus Interface selection  BS[2:1] Interface  00 4 line SPI  01   PC  11 8-bit 8080 parallel  10 8-bit 6800 parallel  Note  (1) 0 is connected to VSS (2) 1 is connected to VCI  8 VSS Ground pin. It must be connected to external ground.  9 IREF This pin is the segment output current reference pin  This pin is the chip select input connecting to the MCU.  The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  This pin is reset signal input.  RES#  When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register.  In 12C mode, this pin acts as SA0 for slave address selection.	2	VCC	
power supply is allowed to connect to this pin.  Low voltage power supply and power supply for interface logic level. It should match with the MCU interface voltage level and must be connected to external source.  VCI must always set to be equivalent to or higher than VDD.  5 VDD Power supply pin for core logic operation.  6 BS1 MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1 are pin select.  Bus Interface selection  BS[2:1] Interface 00 4 line SPI 01 1/2C 11 8-bit 8080 parallel 10 8-bit 6800 parallel			
Low voltage power supply and power supply for interface logic level. It should match with the MCU interface voltage level and must be connected to external source.  VCI must always set to be equivalent to or higher than VDD.  5 VDD Power supply pin for core logic operation.  6 BS1 MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1 are pin select.  Bus Interface selection  BS[2:1] Interface  00 4 line SPI  01   I²C  11 8-bit 8080 parallel 10 8-bit 6800 parallel 10 8-bit 6800 parallel 10 8-bit 6800 parallel 11 Note  (1) 0 is connected to VSS (2) 1 is connected to VCI  8 VSS Ground pin. It must be connected to external ground.  9 IREF This pin is the segment output current reference pin  This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU. When the pin is pulled LOW, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection.	3	VCOMH	
should match with the MCU interface voltage level and must be connected to external source.  VCI must always set to be equivalent to or higher than VDD.  5 VDD Power supply pin for core logic operation.  BS1 MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1 are pin select.  Bus Interface selection  BS[2:1] Interface  00 4 line SPI  01 1²C  11 8-bit 8080 parallel 10 8-bit 6800 parallel 10 8-bit 8000 parallel 10 9000 parallel 10 90			power supply is allowed to connect to this pin.
external source.  VCI must always set to be equivalent to or higher than VDD.  5 VDD Power supply pin for core logic operation.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1 are pin select.  Bus Interface selection  BS[2:1] Interface  00 4 line SPI  01 1°C  11 8-bit 8080 parallel 10 8-bit 6800 parallel 10 10 is connected to VSS (2) 1 is connected to VCI  8 VSS Ground pin. It must be connected to external ground.  9 IREF This pin is the segment output current reference pin  10 CS# This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection.			
external source.  VCI must always set to be equivalent to or higher than VDD.  Power supply pin for core logic operation.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1 are pin select.  Bus Interface selection  BS[2:1] Interface  00	4	VCI	
Solution   Power supply pin for core logic operation.			
BS1   MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1 are pin select.   Bus Interface selection   BS[2:1]   Interface   00		VDD	
described in the following table. BS2 and BS1 are pin select.  Bus Interface selection  BS[2:1] Interface 00			
Bus Interface selection    BS[2:1]   Interface     00	6	DOI	
BS2  BS2  BS2  BS2  BS2  BS2  BS2  BS2			
BS2    BS2   00			
11 8-bit 8080 parallel 10 8-bit 6800 parallel Note (1) 0 is connected to VSS (2) 1 is connected to VCI  8 VSS Ground pin. It must be connected to external ground.  9 IREF This pin is the segment output current reference pin This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  10 RES# When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection.			
11 8-bit 8080 parallel 10 8-bit 6800 parallel Note (1) 0 is connected to VSS (2) 1 is connected to VCI  8 VSS Ground pin. It must be connected to external ground.  9 IREF This pin is the segment output current reference pin  This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection.	_	D00	01   I <sup>2</sup> C
Note (1) 0 is connected to VSS (2) 1 is connected to VCI  8 VSS Ground pin. It must be connected to external ground.  9 IREF This pin is the segment output current reference pin  This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection.	/	BS2	
(1) 0 is connected to VSS (2) 1 is connected to VCI  8 VSS Ground pin. It must be connected to external ground.  9 IREF This pin is the segment output current reference pin  This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection.			10 8-bit 6800 parallel
VSS Ground pin. It must be connected to external ground.  9 IREF This pin is the segment output current reference pin  This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection.			Note
8 VSS Ground pin. It must be connected to external ground.  9 IREF This pin is the segment output current reference pin  This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection.			
9 IREF This pin is the segment output current reference pin  10 CS# This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection.			(2) 1 is connected to VCI
This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection.	8	VSS	Ground pin. It must be connected to external ground.
The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  This pin is reset signal input.  When the pin is pulled LOW, initialization of the chip is executed.  Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU.  When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data.  When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register.  In I2C mode, this pin acts as SA0 for slave address selection.	9	IREF	This pin is the segment output current reference pin
The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  This pin is reset signal input.  When the pin is pulled LOW, initialization of the chip is executed.  Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU.  When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data.  When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register.  In I2C mode, this pin acts as SA0 for slave address selection.			This pin is the chip select input connecting to the MCU.
This pin is reset signal input.  When the pin is pulled LOW, initialization of the chip is executed.  Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU.  When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data.  When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register.  In I2C mode, this pin acts as SA0 for slave address selection.	10	CS#	
11 RES# When the pin is pulled LOW, initialization of the chip is executed.  Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU.  When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data.  When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register.  In I2C mode, this pin acts as SA0 for slave address selection.			
Keep this pin pull HIGH during normal operation.  This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection.			
This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection.	11	RES#	
When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data.  When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register.  In I2C mode, this pin acts as SA0 for slave address selection.			
D/C When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register.  In I2C mode, this pin acts as SA0 for slave address selection.	1		
command register.  In I2C mode, this pin acts as SA0 for slave address selection.			
In I2C mode, this pin acts as SA0 for slave address selection.	12	D/C	
in the second se			When 3-wire serial interface is selected, this pin must be connected to VSS.



13	W/R#	This pin is read / write control input pin connecting to the MCU interface. When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected.
14	RD#	This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS.
15	D0	
16	D1	These pins are bi-directional data bus connecting to the MCU data bus.
17	D2	Unused pins are recommended to tie LOW.
18	D3	When serial interface mode is selected, D0 will be the serial clock input:
19	D4	SCLK; D1 will be the serial data input: SDIN and D2 should be kept NC.
20	D5	When I2C mode is selected, D2, D1 should be tied together and serve as
21	D6	SDAout, SDAin in application and D0 is the serial clock input, SCL.
22	D7	
23	VCC	Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.
24	VSS	Ground pin.




## 4. Contour Drawing & Block Diagram



Page 9, Total 28 Pages



### 4.1 Application recommendations



Recommended components:

C1, C2: 4.7uF/25V/0805

C3, C4: 1.0uF/16V/0603

Bus Interface selection: (Must be set the BS[2:1], refer to item 3)

8-bits 6800 and 8080 parallel, 4-wire SPI, I2C

Voltage at IREF ≈ VCC – 3V. For VCC = 14.5V, IREF = 10uA:

R1 = (Voltage at IREF - VSS) / IREF

 $\approx (14.5 - 3)V / 10uA = 1.15M\Omega$ 




# **5. Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Operation	VCI	-0.3	4.0	V	1, 2
Supply Voltage for Logic	VDD	-0.5	2.75	V	1, 2
Supply Voltage for Display	VCC	-0.5	19.0	V	1, 2
Operating Temperature	TOP	-40	+80	°C	-
Storage Temperature	TSTG	-40	+85	°C	-

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section6 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.





# **6.Electrical Characteristics**

### **6.1 DC Electrical Characteristics**

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage for Logic	VCI	Note	2.8	3.0	3.3	V
Supply Voltage for Display	VCC	_	14	14.5	15	V
High Level Input	VIH	_	0.8×VCI		VCI	V
Low Level Input	VIL	_	0	-	0.2×VCI	V
High Level Output	VOH	_	0.9×VCI	1	VCI	V
Low Level Output	VOL	_	0		0.1×VCI	V
50% Check Board operating	Current	VCC =14.5V		24	30	mA

Notes:

Contrast setting: 0x9B, Brightness 80 min. 100 typ.

Contrast setting: 0x3B, Brightness 60min. 80 typ.



}

#### 6.2 Initial code


void Initial\_ic(void){

```
write command(0x15);
                         //Set Column Address
                         //Start Column Address
write command(0x00);
write command (0x3F);
                         //End Column Address
write command(0x75);
                         //Set Row Address
write command(0x00);
                         //Satrt Row Address
write command (0x7F);
                         //End Row Address
                         //Set Contrast Control
write command(0x81);
write command(0x9B);
                         //Contrast Level
write command(0xA0);
                         //Set Re-map
write command(0x51);
                         //Default Setting
write command(0xA1);
                         //Set Display Start Line
write command (0x00);
write command(0xA2);
                         //Set Display Offset
write command (0x00);
write command(0xA4);
                         //Set Display Mode
write command(0xA8);
                         //Set Multiplex Ratio
write command(0x7F);
                         //Multiplex
write command(0xAB);
                         //Set Function SelectionA
write command(0x01);
write command(0xB1);
                         //Set Phase Length
write command(0xf1);
write command(0xB3);
                         //Set Display Clock Divide Ratio/Oscillator Frequency
write command(0x00);
write command(0xBC):
                         //Set Prechange Voltage
write command (0x07);
write command(0xBE);
                         //Set VCOMH Voltage
write command(0x07);
write command(0xB6);
                         //Set Second Pre-charge period
write command(0x0F);
write command(0xD5);
                         //Set Function selection B
write command (0x62);
write command(0xAF);
                         //Set Display On
```



# 7. Optical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
View Angle	(V)θ	_	160	_	-	deg
View Arigie	(Η)φ	_	160	_		deg
Contrast Ratio	CR	Dark	2000:1			_
Posnonso Timo	T rise	_	_	10		μs
Response Time	T fall	_	-	10	_	μs
Display with 50%	check Board Bri	ghtness	80	100	_	cd/m2
CIEx(White	e)	(CIE1931)	0.26	0.28	0.30	_
CIEy(White	e)	(CIE1931)	0.30	0.32	0.34	_







### 8.OLED Lifetime

ITEM	Conditions	Min	Тур	Remark
Operating Life Time	Ta=25°C / Initial 50% check board brightness Typical Value	20,000 Hrs	-	Note

#### Notes:

- 1. Life time is defined the amount of time when the luminance has decayed to <50% of the initial value.
- 2. This analysis method uses life data obtained under accelerated conditions to extrapolate an estimated probability density function (*pdf*) for the product under normal use conditions.
- 3. Screen saving mode will extend OLED lifetime.



# 9.Reliability

**Content of Reliability Test** 

Environmenta Test Item	Content of Test	Test Condition	Applicable Standard
High Temperature storage	Endurance test applying the high storage temperature for a long time.	85°C 240hrs	
Low Temperature storage	Endurance test applying the low storage temperature for a long time.	-40°C 240hrs	
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	80°C 240hrs	
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-40°C 240hrs	
High Temperature/ Humidity Storage	Endurance test applying the high temperature and high humidity storage for a long time.	60°C,90%RH 240hrs	
High Temperature/ Humidity Operation	Endurance test applying the high temperature and high humidity Operation for a long time.	60°C,90%RH 120hrs	
Temperature Cycle	Endurance test applying the low and high temperature cycle.  -40°C 25°C 80°C  30min 5min 30min	-40°C /80°C 30 cycles	25%
Mechanical Tes	st C		
Vibration test	Endurance test applying the vibration during transportation and using.	Frequency:10~55Hz amplitude:1.5mm Time:0.5hrs/axis Test axis:X,Y,Z	-20
Others	7 0 0		
Static electricity test	Endurance test applying the electric stress to the finished product housing.	Air Discharge model ±4kv,10 times	_

<sup>\*\*\*</sup> Supply voltage for OLED system =Operating voltage at 25°C



#### Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability. After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for High Temperature storage, High Temperature/ Humidity Storage, Temperature Cycle

#### **Evaluation criteria**

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within ± 50% of initial value.

#### **APPENDIX:**

#### **RESIDUE IMAGE**

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.



### 10.Inspection specification


### **Inspection Standard:**

MIL-STD-105E table normal inspection single sample level II.

#### **Definition**

- 1 Major defect: The defect that greatly affect the usability of product.
- 2 Minor defect: The other defects, such as cosmetic defects, etc.

Definition of inspection zone:



Zone A: Active Area

Zone B: Viewing Area except Zone A

Zone C: Outside Viewing Area

Note: As a general rule, visual defects in Zone C are permissible, when it is no trouble of quality and assembly to customer's product.

### **Inspection Methods**

- 1 The general inspection: Under fluorescent light illumination: 750~1500 Lux, about 30cm viewing distance, within 45° viewing angle, under 25±5°C.
- 2 The luminance and color coordinate inspection: By SR-3 or BM-7 or the equal equipments, in the dark room, under 25±5°C.

NO	Item	Criterion	AQL
01	Electrical Testing	<ol> <li>1.1 Missing vertical, horizontal segment, segment contrast defect.</li> <li>1.2 Missing character, dot or icon.</li> <li>1.3 Display malfunction.</li> <li>1.4 No function or no display.</li> <li>1.5 Current consumption exceeds product specifications.</li> <li>1.6 OLED viewing angle defect.</li> <li>1.7 Mixed product types.</li> <li>1.8 Contrast defect.</li> </ol>	0.65
02	Black or white spots on OLED (display only)	<ul> <li>2.1 White and black spots on display ≤0.25mm, no more than three white or black spots present.</li> <li>2.2 Densely spaced: No more than two spots or lines within 3mm.</li> </ul>	2.5



NO	Item	Criterion			AQL		
	OLED black spots, white spots, contamin ation (non- display)	3.1 Round type : As following drawing Φ=(x+y)/2  → X	SIZE $\Phi \le 0.10$ $0.10 < \Phi \le 0.20$ $0.20 < \Phi \le 0.25$ $0.25 < \Phi$		Acceptable QTY Accept no dense 2 1 0	Zone A+ B, A+ B A+ B A+ B	2.5
03		3.2 Line type : (As  w  Length  L≤3.0	n Width  W≦0.02  0 0.02 <w≦0.0< td=""><td>03</td><td>Acceptable Q TY Accept no dense</td><td>Zone A+B A+B</td><td>2.5</td></w≦0.0<>	03	Acceptable Q TY Accept no dense	Zone A+B A+B	2.5
		L≦2.5	5 0.03 < W ≤ 0.0 0.05 < W	UĐ	As round type	A+B	
			7	0	,		
04	Polarizer bubbles	If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction.	Size $\Phi$ $\Phi \le 0.20$ $0.20 < \Phi \le 0.50$ $0.50 < \Phi \le 1.00$ $1.00 < \Phi$ Total Q TY	_	cceptable Q TY ccept no dense 3 2 0 3	Zone A+B A+B A+B A+B	2.5
05	Scratches	Follow NO.3 OLED black spots, white spots, contamination.					



NO	Item	Criterion		
		Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: OLED side length L: Electrode pad length: 6.1 General glass chip: 6.1.1 Chip on panel surface and crack between panels:	2.5	
	Chipped glass	$1/2t < z \le 2t$ Not exceed $1/3k$ $x \le 1/8a$ $\odot$ If there are 2 or more chips, x is total length of each chip.		
06		6.1.2 Corner crack:    z: Chip thickness y: Chip width x: Chip length $Z \le 1/2t$ Not over viewing area $x \le 1/8a$ $1/2t < z \le 2t$ Not exceed $1/3k$ $x \le 1/8a$ $\odot$ If there are 2 or more chips, x is the total length of each chip.	2.5	
	Glass crack	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		



NO	Item	Criterion		
06	Glass crack	<ul> <li>6.2.2 Non-conductive portion:</li> <li>y: Chip width x: Chip length x≤ Chip thickness y≤ L x≤1/8a 0 &lt; z≤ t</li> <li>⊙ If the chipped area touches the ITO terminal, over 2/3 of the ITO must remain and be inspected according to electrode terminal specifications.</li> <li>⊙ If the product will be heat sealed by the customer, the alignment mark not be damaged.</li> <li>6.2.3 Substrate protuberance and internal crack.</li> <li>y: width x: length y≤1/3L x≤ a</li> </ul>	2.5	
07	Cracked glass	The OLED with extensive crack is not acceptable.		
08	Backlight elements	<ul> <li>8.1 Illumination source flickers when lit.</li> <li>8.2 Spots or scratched that appear when lit must be judged. Using OLED spot, lines and contamination standards.</li> <li>8.3 Backlight doesn't light or color wrong.</li> </ul>		
09	Bezel	<ul><li>9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.</li><li>9.2 Bezel must comply with job specifications.</li></ul>		



NO	Item	Criterion	AQL
	PCB, COB	<ul><li>10.1 COB seal may not have pinholes larger than 0.2mm or contamination.</li><li>10.2 COB seal surface may not have pinholes through to the</li></ul>	2.5
		IC.  10.3 The height of the COB should not exceed the height indicated in the assembly diagram.	2.5 0.65
10		10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places.	2.5
		10.5 No oxidation or contamination PCB terminals.  10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts.	2.5 0.65
		10.7 The jumper on the PCB should conform to the product characteristic chart.	0.65
		10.8 If solder gets on bezel tab pads, OLED pad, zebra pad or screw hold pad, make sure it is smoothed down.	2.5
11	Soldering	11.1 No un-melted solder paste may be present on the PCB.  11.2 No cold solder joints, missing solder connections,	2.5 2.5
		oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB.	2.5 0.65
	General	12.1 No oxidation, contamination, curves or, bends on interface	2.5
		Pin (OLB) of TCP.  12.2 No cracks on interface pin (OLB) of TCP.  12.3 No contamination, solder residue or solder balls on product.	0.65 2.5
12		12.4 The IC on the TCP may not be damaged, circuits.  12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever.	2.5 2.5
12		12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color.	2.5
		12.7 Sealant on top of the ITO circuit has not hardened.  12.8 Pin type must match type in specification sheet.	2.5 0.65
		<ul><li>12.9 OLED pin loose or missing pins.</li><li>12.10 Product packaging must the same as specified on packaging specification sheet.</li></ul>	0.65 0.65
		12.11 Product dimension and structure must conform to product specification sheet.	0.65



Check Item	Classification	Criteria		
No Display	Major			
Missing Line	Major			
Pixel Short	Major			
Darker Short	Major			
Wrong Display	Major			
Un-uniform B/A x 100% < 70% A/C x 100% < 70%	Major	A Normal B Dark Pixel C Dight Pixel		



### 11.Precautions in use of OLED Modules

- (1) Avoid applying excessive shocks to module or making any alterations or modifications to it.
- (2) Don't make extra holes on the printed circuit board, modify its shape or change the components of OLED display module.
- (3) Don't disassemble the OLED display module.
- (4) Don't operate it above the absolute maximum rating.
- (5) Don't drop, bend or twist OLED display module.
- (6) Soldering: only to the I/O terminals.
- (7) Storage: please storage in anti-static electricity container and clean environment.
- (8) It's pretty common to use "Screen Saver" to extend the lifetime and Don't use fix information for long time in real application.
- (9) Don't use fixed information in OLED panel for long time, that will extend "screen burn" effect time.
- (10) Raystar has the right to change the passive components, including R2and R3 adjust resistors. (Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.)
- (11) Raystar have the right to change the PCB Rev. (In order to satisfy the supplying stability, management optimization and the best product performance...etc, under the premise of not affecting the electrical characteristics and external dimensions, Raystar have the right to modify the version.)


#### 11.1 Handling Precautions

- (1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- (2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- (3) If pressure is applied to the display surface or its neighborhood of the OLED display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- (4) The polarizer covering the surface of the OLED display module is soft and easily scratched. Please be careful when handling the OLED display module.
- (5) When the surface of the polarizer of the OLED display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
- \* Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent Also, pay attention that the following liquid and solvent may spoil the polarizer:

- \* Water
- \* Ketone
- \* Aromatic Solvents
- (6) Hold OLED display module very carefully when placing OLED display module into the System housing. Do not apply excessive stress or pressure to OLED display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.





- (7) Do not apply stress to the LSI chips and the surrounding molded sections.
- (8) Do not disassemble nor modify the OLED display module.
- (9) Do not apply input signals while the logic power is off.
- (10) Pay sufficient attention to the working environments when handing OLED display modules to prevent occurrence of element breakage accidents by static electricity.
- \* Be sure to make human body grounding when handling OLED display modules.
- \* Be sure to ground tools to use or assembly such as soldering irons.
- \* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
- \* Protective film is being applied to the surface of the display panel of the OLED display module. Be careful since static electricity may be generated when exfoliating the protective film.
- (11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OLED display module has been stored surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5.
- (12) If electric current is applied when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.


#### 11.2 Storage Precautions

- (1) When storing OLED display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. And, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Raystar Optronics Inc. At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- (2) If electric current is applied when water drops are adhering to the surface of the OLED display module, when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.



#### 11.3 Designing Precautions

- (1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, panel damage may be happen.
- (2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- (3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- (4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- (5) As for EMI, take necessary measures on the equipment side basically.
- (6) When fastening the OLED display module, fasten the external plastic housing section.
- (7) If power supply to the OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module. Connection (contact) to any other potential than the above may lead to rupture of the IC.
- (8) The limitation of FPC and Film bending.





Page: 1

Module Sample Estimate Feedback Sheet				
Module Number :				
1 · Panel Specification :				
1. Panel Type:	□ Pass	□NG ,		
2. Numbers of Pixel:	□ Pass	□NG ,		
3. View Area:	□ Pass	□NG ,		
4. Active Area:	□ Pass	□NG ,		
5.Emitting Color:	□ Pass	□NG ,		
6.Uniformity:	□Pass	□NG ,		
7.Operating	□ Pass	□NG ,		
Temperature :		, , , , , , , , , , , , , , , , , , ,		
8.Storage	□ Pass	□NG ,		
Temperature :				
9.Others:				
2 · Mechanical Specificati	on:			
1. PCB Size:	□Pass	□NG ,		
2.Frame Size:	□Pass	□NG ,		
3.Materal of Frame:	□Pass	□NG ,		
4.Connector Position:	□Pass	□NG ,		
5.Fix Hole Position:	□Pass	□NG ,		
6. Thickness of PCB:	□Pass	□NG ,		
7. Height of Frame to	□Pass	□NG ,		
PCB:	<b>&gt;</b>			
8.Height of Module:	□Pass	□NG ,		
9.Others:	□Pass	□NG ,		
3 · Relative Hole Size :				
1.Pitch of Connector:	□Pass	□NG ,		
2.Hole size of	□Pass	□NG ,		
Connector:	00			
3.Mounting Hole size:	□Pass	□NG ,		
4.Mounting Hole Type:	□Pass	□NG ,		
5.Others:	□Pass	□NG .		

>> Go to page 2 <<



Page: 2 **Module Number:** 4 · Electronic Characteristics of Module : \_\_\_\_ □NG ,\_\_\_\_ 1.Input Voltage: □Pass 2.Supply Current: □NG ,\_\_\_ □Pass 3.Driving Voltage for □NG ,\_\_\_ □Pass OLED: □NG ,\_\_\_\_ 4.Contrast for OLED: □Pass 5.Negative Voltage □NG ,\_\_\_\_ □Pass Output: □Pass □NG ,\_\_ 6.Interface Function: 7.ESD test: □NG ,\_\_ □Pass 8.Others: □Pass □NG , 5 · Summary : Sales signature : Customer Signature: Date: