



Sample &

Buy







SN74AHC1G00

SCLS313O - MARCH 1996 - REVISED APRIL 2016

SN74AHC1G00 Single 2-Input Positive-NAND Gate

1 Features

- Operating Range: 2 V to 5.5 V
- Maximum t_{pd} of 6.5 ns at 5 V
- Low Power Consumption: Maximum I_{CC} of 10 μ A
- ±8-mA Output Drive at 5 V
- Schmitt Trigger Action at All Inputs Makes the Circuit Tolerant for Slower Input Rise and Fall Time
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- IP Phones
- Notebook PCs
- Printers
- Access Control and Security
- Solar Inverters
- Personal Electronics

3 Description

The <u>SN7</u>4AHC1<u>G00</u> performs the Boolean function $Y = \overline{A \cdot B}$ or $Y = \overline{A + B}$ in positive logic.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|----------------|------------|-------------------|
| SN74AHC1G00DBV | SOT-23 (5) | 2.90 mm × 1.60 mm |
| SN74AHC1G00DCK | SC70 (5) | 2.00 mm × 1.25 mm |
| SN74AHC1G00DRL | SOT (5) | 1.60 mm × 1.20 mm |

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



Features 1

Applications 1 Description 1

Revision History..... 2 Pin Configuration and Functions 3

Specifications...... 4 6.1 Absolute Maximum Ratings 4 ESD Ratings 4

6.4 Thermal Information 5 6.6 Switching Characteristics: V_{CC} = 3.3 V \pm 0.3 V 6

Recommended Operating Conditions 4

1

2

3 4

5 6

2

6.2

6.3

Changed document format from Quicksilver to DocZone. 1

6.9 Typical Characteristics 7 7 8

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Cł | Changes from Revision N (May 2013) to Revision O | | | | |
|----|--|---|--|--|--|
| • | Added Device Information table, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. | 1 | | | |
| | | | | | |

Table of Contents

Changes from Original (March 1996) to Revision N

| | 8.2 | Functional Block Diagram | 9 |
|----|------|-----------------------------------|------|
| | 8.3 | Feature Description | |
| | 8.4 | Device Functional Modes | |
| 9 | Appl | ication and Implementation | |
| | 9.1 | Application Information | . 10 |
| | 9.2 | Typical Application | . 10 |
| 10 | | er Supply Recommendations | |
| 11 | Layo | out | 12 |
| | - | Layout Guidelines | |
| | 11.2 | Layout Example | . 12 |
| 12 | Devi | ice and Documentation Support | 13 |
| | 12.1 | | |
| | 12.2 | Community Resources | |
| | | Trademarks | |
| | 12.4 | Electrostatic Discharge Caution | . 13 |
| | 12.5 | Glossary | . 13 |
| 13 | Мес | hanical, Packaging, and Orderable | |
| | | mation | 13 |





Page



Y

5 Pin Configuration and Functions





Pin Functions

| PIN | | 1/0 | DESCRIPTION | |
|-----|-----------------|-----|-------------|--|
| NO. | NAME | I/O | DESCRIPTION | |
| 1 | A | I | A input | |
| 2 | В | I | B input | |
| 3 | GND | — | Ground | |
| 4 | Y | 0 | Output | |
| 5 | V _{CC} | — | Power | |

SN74AHC1G00



www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|--|-----------------------------|------|-----------------------|------|
| V _{CC} | Supply voltage | Supply voltage | | 7 | V |
| VI | Input voltage ⁽²⁾ | | -0.5 | 7 | V |
| Vo | Output voltage ⁽²⁾ | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -20 | mA |
| I _{OK} | Output clamp current | $V_O < 0$ or $V_O > V_{CC}$ | | ±20 | mA |
| I _O | Continuous output current | $V_{O} = 0$ to V_{CC} | | ±25 | mA |
| | Continuous current through V_{CC} or | GND | | ±50 | mA |
| TJ | Maximum junction temperature | | | 150 | °C |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|---|---|-------|------|
| | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | | |
| V _(ESD) | V _(ESD) Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$ | ±1000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See $^{(1)}$

| | | | MIN | MAX | UNIT | |
|-----------------|------------------------------------|--|------|----------|--------------|--|
| V _{CC} | Supply voltage | | 2 | 5.5 | V | |
| | | $V_{CC} = 2 V$ | 1.5 | | | |
| VIH | High-level input voltage | $V_{CC} = 3 V$ | 2.1 | | V | |
| | | $V_{CC} = 5.5 V$ | 3.85 | | | |
| V _{IL} | | $V_{CC} = 2 V$ | | 0.5 | | |
| | Low-level input voltage | $V_{CC} = 3 V$ | | 0.9 | V | |
| | | $V_{CC} = 5.5 V$ | | 1.65 | | |
| VI | Input voltage | | 0 | 5.5 | V | |
| Vo | Output voltage | | 0 | V_{CC} | V | |
| | | $V_{CC} = 2 V$ | | -50 | μA | |
| I _{OH} | High-level output current | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | -4 | mA | |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | -8 | | |
| | | $V_{CC} = 2 V$ | | 50 | μA | |
| I _{OL} | Low-level output current | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | 4 | ~ ^ | |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | 8 | mA | |
| A+/A. | Input transition rise or fall rate | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | 100 | ~~ // | |
| Δt/Δv | Input transition rise or fall rate | $V_{CC} = 5 V \pm 0.5 V$ | | 20 | ns/V | |
| T _A | Operating free-air temperature | | -40 | 125 | °C | |

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

6.4 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | DBV (SOT-23) | DCK (SC70) | DRL (SOT) | UNIT |
|-----------------------|--|--------------|------------|-----------|------|
| | | 5 PINS | 5 PINS | 5 PINS | |
| R_{\thetaJA} | Junction-to-ambient thermal resistance | 240 | 276.53 | 256 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 174.5 | 118.5 | 130 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 73.7 | 62.8 | 152 | °C/W |
| ΨJT | Junction-to-top characterization parameter | 54.9 | 6.7 | 9.9 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 72.9 | 62.1 | 152 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER ⁽¹⁾ | TEST | CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT | |
|--|------------------------------|--|-----------------|------|-----|------|------|--|
| | | $T_A = 25^{\circ}C$ | | 1.9 | 2 | | | |
| | | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | 2 V | 1.9 | | | | |
| | | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | | 1.9 | | | | |
| | | $T_A = 25^{\circ}C$ | | 2.9 | 3 | | | |
| | I _{OH} = –50 μA | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | 3 V | 2.9 | | | | |
| | | $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$ | | 2.9 | | | | |
| | | $T_A = 25^{\circ}C$ | | 4.4 | 4.5 | | | |
| V _{OH} | | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | 4.5 V | 4.4 | | | V | |
| | | $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$ | | 4.4 | | | | |
| | | T _A = 25°C | | 2.58 | | | | |
| | I _{OH} =4 mA | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | 3 V | 2.48 | | | | |
| | | $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$ | | 2.48 | | | | |
| | I _{OH} = -8 mA | T _A = 25°C | 4.5 V | 3.94 | | | | |
| | | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | | 3.8 | | | | |
| | | $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$ | | 3.8 | | | | |
| | I _{OL} = 50 μA | T _A = 25°C | | | | 0.1 | | |
| | | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | 2 V | | | 0.1 | | |
| | | $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$ | | | | 0.1 | | |
| | | T _A = 25°C | 3 V | | | 0.1 | | |
| | | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | | | | 0.1 | | |
| $\mathbb{V}_{OH} = -50 \ \mu A = \frac{1}{16} + \frac{1}{16$ | | $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$ | | | | 0.1 | | |
| | | | | | | 0.1 | | |
| | 0.1 | V | | | | | | |
| | | $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$ | | | | 0.1 | | |
| | | | | | | 0.36 | | |
| | I _{OL} = 4 mA | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | 3 V | | | 0.44 | | |
| | | $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$ | | | | 0.44 | | |
| | | | | | | 0.36 | | |
| | I _{OL} = 8 mA | | 4.5 V | | | 0.44 | | |
| | | | | | | 0.44 | | |
| | | | | | | ±0.1 | | |
| I | $V_1 = 5.5 V \text{ or GND}$ | | 0 V to 5.5 V | | | ±1 | μA | |
| | | | 1 | | | ±1 | r | |

(1) Recommended $T_A = -40^{\circ}C$ to $+125^{\circ}C$

SN74AHC1G00

SCLS313O - MARCH 1996 - REVISED APRIL 2016

TEXAS INSTRUMENTS

www.ti.com

Electrical Characteristics (continued)

| over operating free-air temper | ature range (unless otherwise noted) |
|--------------------------------|--------------------------------------|
| | |

| PARAMETER ⁽¹⁾ | TEST CONDITIONS | | | V _{cc} | MIN | TYP | MAX | UNIT | |
|--------------------------|--|--|--|-----------------|-----|-----|-----|------|--|
| Icc | | | $T_A = 25^{\circ}C$ | | | | 1 | | |
| | $V_I = V_{CC} \text{ or } GND, I_O = 0$ | $I_{O} = 0$ | $T_A = -40^{\circ}C$ to +85°C | 5.5 V | | | 10 | μA | |
| | | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | | | | | 10 | | |
| C _i | | | $T_A = 25^{\circ}C$ | | | 2 | 10 | | |
| | | | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | 5 V | | | 10 | pF | |
| | | $T_A = -40^{\circ}C$ to $+125^{\circ}C$ | | | | 10 | Ī | | |

6.6 Switching Characteristics: V_{cc} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | OUTPUT CAPACITANCE | T _A ⁽¹⁾ | MIN | ТҮР | МАХ | UNIT |
|------------------|-----------------|----------------|--------------------------|-------------------------------|-----|-----|------|------|
| | | | | 25°C | | 5.5 | 7.9 | |
| t _{PLH} | | | | -40°C to +85°C | 1 | | 9.5 | |
| | A or D | Y | | -40°C to +125°C | 1 | | 10.5 | ~~ |
| | A or B | Y | Y C _L = 15 pF | 25°C | | 5.5 | 7.9 | ns |
| t _{PHL} | | | | -40°C to +85°C | 1 | | 9.5 | |
| | | | | -40°C to +125°C | 1 | | 10.5 | |
| | | | | 25°C | | 8 | 11.4 | |
| t _{PLH} | | | | -40°C to +85°C | 1 | | 13 | |
| | A or D | V | | -40°C to +125°C | 1 | | 14 | ~~ |
| | A or B | Y | C _L = 50 pF | 25°C | | 8 | 11.4 | ns |
| t _{PHL} | | | | -40°C to +85°C | 1 | | 13 | |
| | | | | -40°C to +125°C | 1 | | 14 | |

(1) Recommended $T_A = -40^{\circ}C$ to $+125^{\circ}C$

6.7 Switching Characteristics: $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | OUTPUT CAPACITANCE | T _A ⁽¹⁾ | MIN | ТҮР | МАХ | UNIT |
|--------------------------------------|-----------------|----------------|------------------------|-------------------------------|-----|-----|-----|------|
| ^t PLH t _{PHL} | | Y | C _L = 15 pF | 25°C | | 3.7 | 5.5 | - ns |
| | | | | -40°C to +85°C | 1 | | 6.5 | |
| | A or B | | | -40°C to +125°C | 1 | | 7 | |
| | | | | 25°C | | 3.7 | 5.5 | |
| | | | | -40°C to +85°C | 1 | | 6.5 | |
| | | | | -40°C to +125°C | 1 | | 7 | |
| | A or B | Y | C _L = 50 pF | 25°C | | 5.2 | 7.5 | |
| t _{PLH} | | | | -40°C to +85°C | 1 | | 6.5 | |
| | | | | -40°C to +125°C | 1 | | 9 | ns |
| | | | | 25°C | | 5.2 | 7.5 | |
| t _{PHL} | | | | -40°C to +85°C | 1 | | 6.5 | |
| | | | | -40°C to +125°C | 1 | | 9 | |


(1) Recommended $T_A = -40^{\circ}C$ to $+125^{\circ}C$



6.8 Operating Characteristics

| V _{cc} | = 5 V, T _A = 25°C | | | | | |
|-----------------|-------------------------------|--------------------|-----|-----|-----|------|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| Cpo | Power dissipation capacitance | No load, f = 1 MHz | | 9.5 | | pF |

6.9 Typical Characteristics




C_L = 50 pF Figure 1. Propagation Delay vs Temperature

SN74AHC1G00 SCLS3130 – MARCH 1996 – REVISED APRIL 2016

www.ti.com

7 Parameter Measurement information



- A. C₁ includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_0 = 50 Ω , t_r ≤ 3 ns, t_f ≤ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SN74AHC1G00 device performs the NAND Boolean function $Y = \overline{A \times B}$ or $Y = \overline{A} + \overline{B}$ in positive logic. The device has a wide operating range of V_{CC} from 2 V to 5 V.

8.2 Functional Block Diagram




Figure 3. Logic Diagram (Positive Logic)

8.3 Feature Description

The SN74AHC1G00 device has wide operating voltage range for logic system from 2 V to 5 V. The low propagation delay allows fast switching and higher speeds of operation. In addition, the low power consumption of 10-uA (maximum) makes this device a good choice for portable and battery power-sensitive applications. The Schmitt trigger action on all inputs have noise rejection capabilities.

8.4 Device Functional Modes

Table 1 lists the functions of the SN74AHC1G00 device.

Table 1. Function Table

| INP | OUTPUT | |
|-----|--------|---|
| A | В | Y |
| Н | Н | L |
| L | х | Н |
| X | L | Н |

TEXAS INSTRUMENTS

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74AHC1G00 device is a low-drive CMOS device with 8-mA output drive at 5 V. It can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates minimizes overshoot and undershoot on the outputs. The NAND gates are used to build simple SR flip flop. They could be used in removing noise from a switch debounce circuit

9.2 Typical Application




Figure 4. Typical Application

9.2.1 Design Requirements

This SN74AHC1G00 device uses CMOS technology and has balanced output drive. Take care to avoid bus contention becuase it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads. Routing and load conditions must be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- Recommended input conditions:
 - Specified high and low levels. See V_{IH} and V_{IL} in *Recommended Operating Conditions*.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- Recommended output conditions:
 - Load currents must not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



Typical Application (continued)




Figure 5. Propagation Delay vs Temperature

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor; if there are multiple V_{CC} terminals, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs must not ever float.

In many cases, functions or parts of functions of digital logic devices are unused. For example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. The following are the rules must be observed under all circumstances.

All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin, it disables the outputs section of the part when asserted. This does not disable the input section of the input and output, so they also cannot float when disabled.

11.2 Layout Example



Figure 6. Layout Recommendation

12





12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Introduction to Logic, SLVA700
- Implications of Slow or Floating CMOS Inputs, SCBA004

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



28-Jul-2018

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|-----------------------------|---------|
| SN74AHC1G00DBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (A003, A00G, A00L, A00S) | Samples |
| SN74AHC1G00DBVRE4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | A00G | Samples |
| SN74AHC1G00DBVRG4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | A00G | Samples |
| SN74AHC1G00DBVT | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (A003, A00G, A00L, A00S) | Samples |
| SN74AHC1G00DBVTG4 | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | A00G | Samples |
| SN74AHC1G00DCKR | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (AA3, AAG, AAL, AA S) | Samples |
| SN74AHC1G00DCKRE4 | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (AA3, AAG, AAL, AA S) | Samples |
| SN74AHC1G00DCKRG4 | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AA3 | Samples |
| SN74AHC1G00DCKT | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (AA3, AAG, AAL, AA S) | Samples |
| SN74AHC1G00DCKTG4 | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AA3 | Samples |
| SN74AHC1G00DRLR | ACTIVE | SOT-5X3 | DRL | 5 | 4000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (AAB, AAS) | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



28-Jul-2018

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC1G00 :

Automotive: SN74AHC1G00-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | Deekere | Deekere | Pins | SPQ | Beel | Reel | A0 | B0 | K0 | P1 | w | Pin1 |
|-------------------|-----------------|--------------------|------|------|--------------------------|------------------|------|------------|------------|------|------|----------|
| Device | Package Type | Package Drawing | - | 320 | Reel Diameter (mm) | Width W1 (mm) | (mm) | во (mm) | K0 (mm) | (mm) | (mm) | Quadrant |
| SN74AHC1G00DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.2 | 3.3 | 3.23 | 1.55 | 4.0 | 8.0 | Q3 |
| SN74AHC1G00DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74AHC1G00DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74AHC1G00DBVRG4 | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74AHC1G00DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.2 | 3.3 | 3.23 | 1.55 | 4.0 | 8.0 | Q3 |
| SN74AHC1G00DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74AHC1G00DBVTG4 | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74AHC1G00DCKR | SC70 | DCK | 5 | 3000 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74AHC1G00DCKR | SC70 | DCK | 5 | 3000 | 180.0 | 8.4 | 2.47 | 2.3 | 1.25 | 4.0 | 8.0 | Q3 |
| SN74AHC1G00DCKR | SC70 | DCK | 5 | 3000 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74AHC1G00DCKT | SC70 | DCK | 5 | 250 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74AHC1G00DCKT | SC70 | DCK | 5 | 250 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74AHC1G00DCKT | SC70 | DCK | 5 | 250 | 180.0 | 9.2 | 2.3 | 2.55 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74AHC1G00DRLR | SOT-5X3 | DRL | 5 | 4000 | 180.0 | 8.4 | 1.98 | 1.78 | 0.69 | 4.0 | 8.0 | Q3 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

29-Jul-2018



| *All dimensions are nominal | | | | | | | |
|-----------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| SN74AHC1G00DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74AHC1G00DBVR | SOT-23 | DBV | 5 | 3000 | 202.0 | 201.0 | 28.0 |
| SN74AHC1G00DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74AHC1G00DBVRG4 | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74AHC1G00DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74AHC1G00DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74AHC1G00DBVTG4 | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74AHC1G00DCKR | SC70 | DCK | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74AHC1G00DCKR | SC70 | DCK | 5 | 3000 | 202.0 | 201.0 | 28.0 |
| SN74AHC1G00DCKR | SC70 | DCK | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74AHC1G00DCKT | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74AHC1G00DCKT | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74AHC1G00DCKT | SC70 | DCK | 5 | 250 | 205.0 | 200.0 | 33.0 |
| SN74AHC1G00DRLR | SOT-5X3 | DRL | 5 | 4000 | 202.0 | 201.0 | 28.0 |

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DBV 5

GENERIC PACKAGE VIEW

SOT-23 - 1.45 mm max height SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.



EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.



EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



NOTES:

All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α. B. This drawing is subject to change without notice.

🖄 Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.





DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated